A high resolution multi-phase clock Time-Digital Convertor implemented on Kintex-7 FPGA
نویسندگان
چکیده
منابع مشابه
High-Resolution Digital-to-Time Converter Implemented in an FPGA Chip
This paper presents the design and implementation of a new digital-to-time converter (DTC). The obtained resolution is 1.02 ps, and the dynamic range is about 590 ns. The experimental results indicate that the measured differential nonlinearity (DNL) and integral nonlinearity (INL) are −0.17~+0.13 LSB and −0.35~+0.62 LSB, respectively. This DTC builds coarse and fine Vernier delay lines constru...
متن کاملTime-interval Measurement System of High Resolution Implemented in Fpga Device
This paper describes a new time-interval measurement system of high resolution, which contains sixteen multi-tap delay lines. In practice, during single measuring cycle sixteen time-stamps are registered and collected twice. It means that measured time-interval can be precisely interpolated from collection of time-stamps even after each measuring cycle. This solution leads straight to increase ...
متن کاملDigital Test Signal Generator Implemented with FPGA
In this paper we present a digital generator which produces sine-wave signals with variable frequency. The shape of the signal is stored in memory. The modification of the frequency is achieved by changing the number of samples used to generate a period. The digital circuitry of the generator is implemented using a field programmable gate array (FPGA) and a microcontroller. Experimentally we ha...
متن کاملPower characterization of digital filters implemented on FPGA
The evaluation of power consumption in complex digital systems is a hard task that normally requires long simulation time and complicated models. In this work, we obtain power consumption estimates from the measurement of the average current absorption of digital filters mapped on a Field Programmable Gate Array (FPGA). We also compare the measurements made with the results previously obtained ...
متن کاملMulti-camera synchronization core implemented on USB3 based FPGA platform
Centered on Awaiba’s NanEye CMOS image sensor family and a FPGA platform with USB3 interface, the aim of this paper is to demonstrate a new technique to synchronize up to 8 individual self-timed cameras with minimal error. Small form factor self-timed camera modules of 1 mm x 1 mm or smaller do not normally allow external synchronization. However, for stereo vision or 3D reconstruction with mul...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Instrumentation
سال: 2020
ISSN: 1748-0221
DOI: 10.1088/1748-0221/15/11/t11005